In the last few weeks I have been acquainting myself with the MSP430 - as a possible low cost candidate for future projects.
There are literally hundreds of different variations of the MSP430 - and to the newcomer the range of devices can appear to be quite daunting.
However, for my initial experiments I have been looking at some of the low end devices - which are particularly accessible in terms of very low cost and ease of use - and available for the MSP430G2XX Launchpad dev-board.
The low-end devices are interesting because of their low cost and flexibility of peripherals, and the combination of a 16 bit ADC and a high speed universal serial peripheral makes for some novel sensor applications - particularly when applied to strain gauge, loadcell and barometric sensors.
Low Cost Hardware - and Free CCS Compiler
This entry level Launchpad is available for about £7 (US$11). It comes with integrated programmer/debugger and will accept most of the DIL packaged MSP430 ICs. The free to use Code Composer Studio IDE, consisting of compiler, debugger and other workbench tools may be downloaded from the TI website - after a registration process has been completed. TI has produced dozens of useful code examples - which are a great way to learn the programming techniques of these devices.
The all round work-horse shipped with the Launchpad is the MSP430G2553 which comes in a 20 pin DIL package and has 16K of program space, but only 512 bytes of RAM. There is also, included with the Launchpad kit an MSP430F2542 with 8K of codespace but only 256 bytes of RAM.
The MSP430G2553 does have a proper uart - but for BSL purposes Rx is on Port 1.5 and Tx is on Port 1.1.
The other device of current interest is the 14 pin DIL MSP430F2013 - which is a very low cost device but it's unique point of interest is that it is one of the few devices that has a 16 bit SD_16 A ADC and is ideal for sensor applications. However it has even less Flash (2K) and only 128 bytes of RAM! There is however 256 bytes of "Information RAM" - which is handy for storing device identity, calibration factors etc.
According to TI literature, the MSP430F2013 comes with a uart based bootloader (BSL). This is curious, and yet to be fully confirmed, as the uart is one hardware peripheral missing from the '2013!
There is a RAM based software BSL described in application note SLAA450
These small devices are all resource limited, but as such inspire ingenuity. Programming code for these is not-dissimilar to what programming the first generation microprocessors was like 40 years ago, but with moderately fast 16-bit, very low power processor plus uart or universal serial interface built in.
On small devices with perhaps only 2K bytes of flash memory available, I have revisited my implementation of SIMPL on the MSP430, as until now, I have focussed on AVR and ARM implementations. With a bit of help from online code examples - I have managed to eliminate much of the code intensive remnants of "Arduino" and shoehorned a full featured version of SIMPL into just 1868 bytes, putting it well within my self-imposed 2Kbyte limit. This makes it applicable to the '2013, '2452 and '2553 devices.
With additional functionality and further code optimisation then a 2K limit seems a reasonable size for the SIMPL kernel, especially if there is bootloader support included.
The code for the MSP430G2553 version is here on this Github Gist
I have implemented a 10 bit ADC on P1.3 which is read using the s (sample) command. To read 1000 consecutive ADC samples at 100mS intervals, the following code snippet of a sampling loop with delay can be used
q prints the output of the ADC followed by a crlf.
With a bit of ingenuity it's possible to build up a horizontal bar graph display - of line length proportional to the input on the ADC.
Sample the ADC using s and print the corresponding number of brackets along a line. The final q prints the ADC value followed by a crlf.
SIMPLy Short of RAM
The smaller MSP430 parts are really quite short of memory with some only 256 or 512 bytes available. This really is a limitation when it comes to writing sketches in an interpreted language, so one possible solution is to add a serially accessed SRAM (or FRAM) on the SPI bus. This will extend the available memory to 32Kx8, 128K x 8 or even 256K x 8 in fast access non-volatile FRAM - (if your budget permits).
MSP enthusiast, Rick Kimball has written a library to access the 23K256. A single byte can be accessed in 98uS, but the full 32Kbytes can be streamed in 100mS.
The beauty of the SPI addressed memory devices is that they interface using just 4 pins - ideal for low pinout devices such as the '2013 and '2553.
A Historical Note on Memory.
Ever since the Manchester "Baby" the 1948 small scale experimental computer, the operation of the cpu has been intimately tied to the operating characteristics of the memory. The computer has essentially been designed around the best memory solution available at the time, be it Williams CRT Tubes, mercury delay lines, dekatron tubes or magnetic core memory. The PDP-5 and PDP-8 were designed specifically around the most economical core memory available in the mid-1960s - even though it took half a rack of circuit modules to interface to the core.
In some ways, the little computer that I am proposing, is the modern day equivalent of the PDP-8 (or possibly the 16 bit PDP-11). It is a compact 16 bit von Neuman architecture cpu with limited on chip storage, tied to a serial RAM, which can be efficiently accessed in pages or blocks of 32 bytes.
Within SIMPL it should be possible to write some User words to access the off chip serial RAM in an efficient manner - perhaps treating it like a virtual disk.
Next time - serial communications.